活動快訊-報名系統 首頁 > 最新活動消息 > 活動快訊-報名系統  
【敬邀】2012/12/24-25 Prof. Hossein Hashemi短期課程
時間: 101年12月24日 – 101年12月25日
地點: 12/24台灣大學電機二館一樓105教室&12/25交通大學電資大樓1樓第四會議室
主辦單位: IEEE SSCS Taipei Chapter
指導單位:  
協辦單位: 交通大學電子工程學研究所、台灣大學電子工程學研究所、NTU-MTK wireless lab

說明:

題目: Monolithic Wideband and mm-Wave Transceivers and Antenna Arrays

講者簡歷
Hossein Hashemi received the B.S. and M.S. degrees in Electronics Engineering from the Sharif University of Technology, Tehran, Iran, in 1997 and 1999, respectively, and the M.S. and Ph.D. degrees in Electrical Engineering from the California Institute of Technology, Pasadena, in 2001 and 2003, respectively.

In 2003, he joined the Ming Hsieh Department of Electrical Engineering at the University of Southern California (USC), Los Angeles, where he is currently an Associate Professor, Ming Hsieh Faculty Fellow, and co-director of the Ming Hsieh Institute and the Ultimate Radio Laboratory (UltRa-Lab).

Dr. Hashemi currently serves on the Technical Program Committees of IEEE International Solid-State Circuits Conference (ISSCC), IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, and the IEEE Compound Semiconductor Integrated Circuits Symposium (CSICS). He was an Associate Editor for the IEEE Transactions on Circuits and Systems—Part I: Regular Papers (2006–2007) and an Associate Editor for the IEEE Transactions on Circuits and Systems—Part II: Express Briefs (2004–2005). He was the recipient of the 2008 Defense Advanced Research Projects Agency (DARPA) Young Faculty Award and the National Science Foundation (NSF) CAREER Award. He received the USC Viterbi School of Engineering Junior Faculty Research Award in 2008, and was recognized as a Distinguished Scholar for the Outstanding Achievement in Advancement of Engineering by the Association of Professors and Scholars of Iranian Heritage in 2011. He was a co-recipient of the 2004 IEEE Journal of Solid-State Circuits Best Paper Award for “A Fully-Integrated 24 GHz 8-Element Phased-Array Receiver in Silicon” and the 2007 IEEE International Solid-State Circuits Conference (ISSCC) Lewis Winner Award for Outstanding Paper for “A Fully Integrated 24 GHz 4-Channel Phased-Array Transceiver in 0.13um CMOS based on a Variable Phase Ring Oscillator and PLL Architecture”. He is the co-editor of the book “Millimeter-Wave Silicon Technology: 60 GHz and Beyond” published by Springer in 2008.

課程內容
Advancements in semiconductor technology has led to monolithic realization of complex Radio Frequency (RF) Integrated Circuits (IC) and System-On-a-Chip (SOC) for commercial wireless communications. Shannon’s capacity theorem states that the communication data-rate is proportional to the information bandwidth and the logarithm of Signal-to-Noise-plus-Interference Ratio (SNIR). Wireless transceivers operating at higher carrier frequencies have access to larger bandwidth and enable more compact realization (due to smaller wavelength). Antenna arrays can improve the SNIR by dynamically focusing the transmit power towards the desired directions (beam forming), reducing the interferences through spatial filtering, and improving the receiver sensitivity. Antenna arrays have been around for over half a century in high performance military radar and communication systems in the context of phased arrays. Recent research, less than a decade old, has demonstrated monolithic realization of antenna array transceivers in silicon processes, and compact packaged solutions with antenna arrays, for commercial applications such as reliable ultra-high-speed wireless communications at 24 and 60 GHz Industrial Scientific Medical (ISM) bands, low-cost automotive radars at 24 GHz and 77 GHz bands, Ultra-Wide Band (UWB) imaging systems in the 3 – 10 GHz band, and passive imaging for security and healthcare applications at 94 GHz and 120 GHz bands. Current research efforts include realization of compact low-power antenna array systems at mm-wave and sub-mm-waves with higher performance and more sophistication, e.g., including on-chip Built-In Self-Test (BIST), calibration, and integration with the Digital Signal Processing (DSP) core.

This short course covers the basics of multi-antenna systems, narrowband phased arrays, wideband timed arrays, transceiver architectures, circuit building blocks, and several case studies spanning 1 – 100 GHz for various applications.

場次:
(1)101/12/24(一) 9:30-15:30國立台灣大學電機二館一樓105教室
(2)101/12/25(二) 9:30-15:30國立交通大學電資大樓1樓第四會議室

報名資訊:
參加對象:學術界與業界相關研究人員、師生、工程師。
報名日期:即日起至101年12月18日止。

報名方式:
一律線上報名,報名網址:http://tinyurl.com/bhww3ty
報名費:非IEEE會員NT$1,000;IEEE會員/學生:NT$300。
※恕不退費(請於報到當天領取收據)
※含〔講義〕及〔午餐〕
繳費方式:
郵局ATM轉帳:立帳郵局:700,郵局帳號:0061109 0356621,戶名:廖文瑜,付款後請線上報名。

洽詢:
廖小姐E-mail: wenyuliao@gmail.com 、(03) 5712121#54189
李小姐E-mail: necoppp@cc.ee.ntu.edu.tw、(02) 3366-3700#367